Digital Step Attenuator 50Ω DC-4000 MHz

15.5 dB, 0.5 dB Step 5 Bit, Parallel Control Interface, Single Positive Supply Voltage, +3V

Product Features

- Single positive supply voltage, +3V
- Immune to latch up
- Excellent accuracy, 0.1 dB Typ
- Parallel control interface
- · Low Insertion Loss
- High IP3, +52 dBm typ
- Very low DC power consumption
- Excellent return loss, 20 dB Typ
- Small size 4.0 x 4.0 mm

Typical Applications

- · Base Station Infrastructure
- Portable Wireless
- · CATV & DBS
- MMDS & Wireless LAN
- Wireless Local Loop
- UNII & Hiper LAN
- Power amplifier distortion canceling loops



DAT-15R5-PP+ DAT-15R5-PP

CASE STYLE: DG983-1 PRICE: \$3.55 ea. QTY. (10-24)


+ RoHS compliant in accordance with EU Directive (2002/95/EC)

The +Suffix identifies RoHS Compliance. See our web site for RoHS Compliance methodologies and qualifications.

General Description

The DAT-15R5-PP is a 50Ω RF digital step attenuator that offers an attenuation range up to 15.5 dB in 0.5 dB steps. The control is a 5-bit parallel interface, operating on a single +3 volt supply. The DAT- 15R5- PP is produced using a unique CMOS process on silicon, offering the performance of GaAs, with the advantages of conventional CMOS devices.

Simplified Schematic



For detailed performance specs & shopping online see web site

P.O. Box 350166, Brooklyn, New York 11235-0003 (718) 934-4500 Fax (718) 332-4661 The Design Engineers Search Engine Provides ACTUAL Data Instantly at minicipality.com IF/RF MICROWAVE COMPONENTS

RFV D M123361 DAT-15R5-PP

RF Electrical Specifications, DC-4000 MHz, T_{AMB}=25°C, V_{DD}=+3V

Parameter	Freq. Range (GHz)	Min.	Тур.	Max.	Units
	DC-1	_	0.03	0.1	dB
Accuracy @ 0.5 dB Attenuation Setting	1-2.2	_	0.05	0.15	dB
	2.2-4.0	_	0.1	0.3	dB
	DC-1	_	0.02	0.1	dB
Accuracy @ 1 dB Attenuation Setting	1-2.2	_	0.05	0.15	dB
	2.2-4.0	_	0.1	0.3	dB
	DC-1	_	0.05	0.15	dB
Accuracy @ 2 dB Attenuation Setting	1-2.2	_	0.15	0.25	dB
	2.2-4.0	_	0.2	0.45	dB
	DC-1	_	0.07	0.2	dB
Accuracy @ 4 dB Attenuation Setting	1-2.2	_	0.15	0.25	dB
	2.2-4.0	_	0.18	0.45	dB
	DC-1	_	0.03	0.2	dB
Accuracy @ 8 dB Attenuation Setting	1-2.2	_	0.15	0.25	dB
	2.2-4.0	_	0.5	0.8	dB
	DC-1	_	1.3	1.9	dB
Insertion Loss ^(note1) @ all attenuator set to 0dB	1-2.2	_	1.1	2.5	dB
	2.2-4.0	_	3.3	4.7	dB
Input IP3 ^(note2) (at Min. and Max. Attenuation)	DC-2.2	-	+52	-	dBm
	2.2-4.0	_	+42	_	dBm
Input Power @ 0.2dB Compression ^(note2) (at Min. and Max. Attenuation)	DC-4.0	_	+24	_	dBm
	DC-1	_	1.2	1.5	_
VSWR	1-2.2	_	1.2	1.5	_
	2.2-4.0	_	1.8	2.1	_

DC Electrical Specifications

Parameter	Min.	Тур.	Max.	Units
V _{DD} , Supply Voltage	2.7	3	3.3	V
IDD, Supply Current	_	_	100	μΑ
Control Input Low	_	_	0.3xVDD	V
Control Input High	0.7xVDD	_	_	V
Control Current	_	_	1	μΑ

Switching Specifications

Parameter	Min.	Тур.	Max.	Units
Switching Speed, 50% Control to 0.5dB of Attenuation Value	_	1.0	_	μSec
Switching Control Frequency	_	_	25	KHz

Absolute Maximum Ratings

Parameter	Ratings
Operating Temperature	-40°C to 85°C
Storage Temperature	-55°C to 100°C
VDD	-0.3V Min., 4V Max.
Voltage on any input	-0.3V Min., VDD+0.3V Max.
ESD, HBM	500V
ESD, MM	100V
Input Power	+24dBm

Permanent damage may occur if any of these limits are exceeded.



For detailed performance specs & shopping online see web site


^{1.} I. Loss values are de-embedded from test board Loss (test board's Insertion Loss: 0.10dB @100MHz, 0.35dB @1000MHz, 0.60dB @2200MHz, 0.75dB @4000MHz, 1.5dB @6000MHz)

^{2.} Input IP3 and 1dB compression degrades below 1 MHz

Pin Description


Function	Pin Number	Description
N/C	1	Not connected (Note 3)
RF in	2	RF in port (Note 1)
N/C	3	Not connected (Note 3)
GND	4	Ground connection
LE	5	Latch Enable Input (Note 2)
V_{DD}	6	Power Supply
N/C	7	Not connected
PUP2	8	Power up selection bit
V _{DD}	9	Power Supply
GND	10	Ground connection
GND	11	Ground connection
GND	12	Ground connection
GND	13	Ground connection
RF out	14	RF out port (Note 1)
C8	15	Control for attenuation bit, 8 dB
C4	16	Control for attenuation bit, 4 dB
C2	17	Control for attenuation bit, 2 dB
GND	18	Ground Connection
C1	19	Control for attenuation bit, 1 dB
C0.5	20	Control for attenuation bit, 0.5 dB
GND	Paddle	Paddle ground (Note 4)


Pin Configuration (Top View)





- 1. Both RF ports must be held at 0VDC or DC blocked with an external series capacitor.
- 2. Latch Enable (LE) has an internal 100K Ω resistor to V_{DD} .
- 3. Place a $10K\Omega$ resistor to GND.
- 4. The exposed solder pad on the bottom of the package (See Pin Configuration) must be grounded for proper device operation.


Typical Performance Curves


















For detailed performance specs & shopping online see web site


Typical Performance Curves















For detailed performance specs & shopping online see web site


Typical Performance Curves
















For detailed performance specs & shopping online see web site

Outline Drawing (DG983-1)




PCB Land Pattern



Suggested Layout, Tolerance to be within ±.002

Device Marking



Outline Dimensions (inch)


А	В	С	D	E	F	G	Н	J	К	L	М	N	Р	Q	R	WT. GRAMS
.157	.157	.035	.008	.081	.081	.010	_	.022	.020	.177	.177	.081	.010	.032	.081	.04
4.00	4.00	0.90	0.20	2.06	2.06	0.25	_	0.56	0.50	4.50	4.50	2.06	0.25	0.81	2.06	.04




For detailed performance specs

Suggested Layout for PCB Design (PL-197)

The suggested Layout shows only the footprint area of the DAT, and the components located near this area (i.e.: R1, R7). For the complete Layout, see photo and schematic diagram on page 11 of 12.



- NOTES:
- 1. TRACE WIDTH IS SHOWN FOR FR4 WITH DIELECTRIC THICKNESS. .025"±.002". COPPER: 1/2 OZ. EACH SIDE. FOR OTHER MATERIALS TRACE WIDTH MAY NEED TO BE MODIFIED.
- 2. 0603, 0402 SIZES CHIP FOOT PRINTS SHOWN FOR REFERENCE, VALUES OF RESISTORS WILL VARY BASED ON APPLICATION.
- 3. BOTTOM SIDE OF THE PCB IS CONTINUOUS GROUND PLANE.




DENOTES COPPER LAND PATTERN FREE OF SOLDERMASK



For detailed performance specs

Simplified Schematic



The DAT-15R5-PP Parallel interface consists of 5 control bits that select the desired attenuation state, as shown in Table 1: Truth Table

Table 1. Truth Table								
Attenuation State	C8	C4	C2	C1	C0.5			
Reference	0	0	0	0	0			
0.5 (dB)	0	0	0	0	1			
1 (dB)	0	0	0	1	0			
2 (dB)	0	0	1	0	0			
4 (dB)	0	1	0	0	0			
8 (dB)	1	0	0	0	0			
15.5 (dB)	1	1	1	1	1			
Note: Not all 32 possible combinations of C0.5 - C8 are shown in table								

The parallel interface timing requirements are defined by Figure 1 (Parallel Interface Timing Diagram) and **Table 2** (Parallel Interface AC Characteristics), and switching speed.

For latched parallel programming the Latch Enable (LE) should be held LOW while changing attenuation state control values, then pulse LE HIGH to LOW (per Figure 1) to latch new attenuation state into device.

For direct parallel programming, the Latch Enable (LE) line should be pulled HIGH. Changing attenuation state control values will change device state to new attenuation. Direct models is ideal for manual control of the device (using hardwire, switches, or jumpers).

Figure 1: Parallel Interface Timing Diagram




Table 2. Parallel Interface AC Characteristics							
Symbol	Symbol Parameter		Max.	Units			
t _{LEPW}	LE minimum pulse width	10		ns			
t _{PDSUP}	Data set-up time before clock rising edge of LE	10		ns			
t _{PDHLD}	Data hold time after clock falling edge of LE	10		ns			

For detailed performance speci & shopping online see web site

Digital Step Attenuator



Pin 1 must always be low to prevent the attenuator from entering an unknown state.

Power-up Control Settings

The DAT-15R5-PP always assumes a specifiable attenuation setting on power-up, allowing a known attenuation state to be established before an initial parallel control word is provided.


When the attenuator powers up with LE=0, the control bits are automatically set to one of two possible values. These two values are selected by the power-up control bit, PUP2, as shown in Table 3: (Power-Up Truth Table, Parallel Mode).

Table 3. Power-Up Truth Table, Parallel Mode							
Attenuation State	PUP2	LE					
Reference	0	0					
8 (dB)	1	0					
Defined by C0.5-C8 (See Table 1-Truth Table)	X (Note 1)	1					

Note 1: PUP2 Connection may be 0, 1, GROUND, or not connect, without effect on attenuation state.

Power-Up with LE=1 provides normal parallel operation with C0.5-C8, and PUP2 is not active.

TB- 339 Evaluation Board Schematic Diagram



Bill of Materials						
N5, N7, N9, N11, N13, N15, N21 & N25	Resistor 0603 10 KOhm +/- 1%					
N28 & N29	Resistor 0603 475 Ohm +/- 1%					
N35 - N37	Resistor 0603 0 Ohm					
N17	Resistor 0402 10 KOhm +/- 1%					
N6, N8, N10, N12, N14, N16, N24, N26 & N32	NPO Capacitor 0603 100pF +/- 5%					
N27 & N31	Tantalum Capacitor 0805 100nF +/- 10%					
N3 & N4	Hex Invert Schmitt Trigger MSL1					
N23	Dual Schmitt Trigger Buffer SC-70 MSL1					



TB- 339



For detailed performance specs

Tape and Reel Packaging Information

Table T&R


TR No.	No. of Devices	Designation Letter	Reel Size	Tape Width	Pitch	Unit Orientation			
	3000	Т	13 inch			Tape			
F87	multiples of 10, less than full reel of 3K	PR	13 inch	12 mm 8 r	8 mm	Direction of Feed -			
	multiples of 10, on tape only	E	not applicable						

Ordering Information

Model No.	Description	Packaging Designation Letter (See Table T&R)	Quantity Min. No. of Units	Price \$ Ea.
DAT-15R5-PP (+)	Parallel Interface, Single Positive Voltage	E	10	\$3.55
TB-339	Test Board Only	Not Applicable	1	\$79.95

How to Order

Example: 3000 pieces of DAT-15R5-PP+





For detailed performance specs